



**UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

09/362,670 07/29/99 SANDER

B 032219-020

EXAMINER

WM01/1010

TROPICAN, INC
ATTENTION: PATENT COUNSEL
20813 STEVENS CREK, BLVD.
SUITE 150
CUPERTINO CA 95014

TSE, V

ART UNIT

PAPER NUMBER

2634

DATE MAILED:

10/10/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Office Action Summary

Application No.
09/362,670

Applicant(s)
Sander et al.

Examiner
Young Tse

Art Unit
2634



-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE THREE MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) ☒ Responsive to communication(s) filed on Jul 25, 2001

2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.

Disposition of Claims

4) ☒ Claim(s) 9-12 is/are pending in the application.

4a) Of the above, claim(s) _____ is/are withdrawn from consideration.

5) ☐ Claim(s) _____ is/are allowed.

6) ☒ Claim(s) 9-12 is/are rejected.

7) ☐ Claim(s) _____ is/are objected to.

8) ☐ Claims _____ are subject to restriction and/or election requirements.

Application Papers

9) ☐ The specification is objected to by the Examiner.

10) ☐ The drawing(s) filed on _____ is/are objected to by the Examiner.

11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved.

12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

13) ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

a) ☐ All b) ☐ Some* c) ☐ None of:

1. ☐ Certified copies of the priority documents have been received.

2. ☐ Certified copies of the priority documents have been received in Application No. _____.

3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

*See the attached detailed Office action for a list of the certified copies not received.

14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

Attachment(s)

15) ☐ Notice of References Cited (PTO-892)

18) ☐ Interview Summary (PTO-413) Paper No(s). _____

16) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

19) ☐ Notice of Informal Patent Application (PTO-152)

17) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s). _____

20) ☐ Other: _____

Art Unit: 2634

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. Claims 11-12 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 11, line 5, the phrase "said counter circuits" lacks antecedent basis since only one counter circuit is recited in the claim.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 9-12 are rejected under 35 U.S.C. 102(a) as being clearly anticipated by the prior art figure 3 and figure 8 of the instant application.

4. Claims 9-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Alberkrack et al..

Alberkrack et al. (U.S. Patent No. 4,121,162) discloses a phase locked loop (PLL) circuit in Figure 3. The PLL circuit includes a phase comparator (36), a tuning voltage generator (40), a

Art Unit: 2634

tuner VCO (30), a programmable divider circuit (32), and a programmable divider controller (34). The programmable divider circuit (32) includes a prescaler (50), a variable modulus divider (52), a programmable counter (54), a data selector (56), a look ahead (58), and a divider (60) for determining the division operation and counting transitions of an applied frequency signal of the PLL circuit by the dividers or counters. The programmable divider controller (34) for controlling or selecting the states of the counters, as recited in claims 9-12. Also see col. 3, line 53 to col. 4, line 35.

5. Claims 9-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Borrás et al..

Borrás et al. (U.S. Patent No. 4,484,153) discloses a phase locked loop (PLL) circuit in Figure 2. The PLL circuit includes a phase detector (34), a loop filter (40), a VCO (42), a programmable divider circuit which includes a prescaler (44), a binary up counter (46), and a pair of comparators or dividers (48 and 50), and a programmable divider controller includes a modulus controller (51), a divider range controller (64), and a pair of latches (56 and 58). The programmable divider circuit for determining the division operation, counting transitions of an applied frequency signal of the PLL circuit by the dividers or counters. The programmable divider controller for controlling or selecting the states of the counters, as recited in claims 9-12. Also see col. 4, lines 7-43.

6. Claims 9-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Bates et al..

Bates et al. (U.S. Patent No. 4,660,182) discloses a phase locked loop (PLL) circuit in Figure 1. The PLL circuit includes a phase detector (47), a loop filter (53), a low-pass active

Art Unit: 2634

filter (55), a VCO (21), and a programmable divider circuit and a programmable divider controller (27). The programmable divider circuit may include a counter control logic circuit (31) and a plurality of counters (35, 37, and 39) and the programmable divider controller may include a dual modulus prescaler (29), a modulus control counter (33), and a plurality of switches (41, 43, and 45). The programmable divider circuit for determining the division operation and counting transitions of an applied frequency signal of the PLL circuit by the counters. The programmable divider controller for controlling or selecting the states of the counters, as recited in claims 9-12. Also see col. 2, line 47 to col. 3, line 8.

7. Claims 9-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Fukuda.

Fukuda (U.S. Patent No. 5,424,687) discloses a phase locked loop (PLL) circuit in Figure 4. The PLL circuit includes a phase detector (5), a filter circuit (8), a VCO (1), and a fractional divider circuit (2). The fractional divider circuit includes counters (23-24 and 27-28) and a divider controller which may include a prescaler and a selector (25). The fractional divider circuit for determining the division operation, counting transitions of an applied frequency signal of the PLL circuit by the counters, and controlling or selecting the states of the counters, as recited in claims 9-12. Also see col. 7, line 67 to col. 8, line 38.

Response to Arguments

8. Applicant's arguments filed July 25, 2001 have been fully considered but they are not persuasive.

Art Unit: 2634

The amended claims 9-12 recite a frequency divider or a method of operating the frequency divider for performing frequency division of an applied signal by a factor N to produce an output signal.

For example, in the apparatus claim 11, the frequency divider comprises a multiple-modulus prescaler controlled by a modulus control signal; a counter circuit coupled to the multiple-modulus prescaler and used to produce the modulus control signal, the counter circuit including a control means for causing the modulus control signal to transition a large number of times than required during one period of the output signal to obtain division by N ; whereby noise energy produced by transitions of the modulus control signal is moved away from a frequency band of the output signal.

Applicants mainly argue that the frequency divider comprises a multiple-modulus prescaler controlled by a modulus control signal, where a desired divisor N is obtainable by causing the control signal to transition some small number of times per period of the output signal, instead, the same divisor used in the present invention is obtainable by causing the control signal to transition a much greater number of times per period of the output signal. The effect is to remove noise from the frequency band of the output signal.

According to the prior art figure 3 and figure 8 of the instant application, references Alberbrack, Borrás, Bates, and Fukuda. Their inventions are all related to a PLL circuit including a frequency divider having a multiple-modulus prescaler controlled by a modulus control signal and at least one counter circuit including a control circuit coupled to the multiple-modulus

Art Unit: 2634

prescaler and used to produce the modulus control signal for controlling the multiple-modulus prescaler. The nature of the counter circuit is used to cause the modulus control signal to transition a number of times during one period of the output signal to obtain division by N and the noise energy produced by the transitions of the modulus control signal is moved away from a frequency band of the output signal.

In the present invention, the Q count and the Q counter are left unchanged (20 counts) as used in the prior art. However, the R count is double (30 counts) than the prior art (15 counts) and the R counter is toggled.

With respect to claim 11, the frequency divider recites the control means within the counter circuit (only one counter is claimed) for causing the modulus control signal to transition a large number of times than required during one period of the output signal to obtain division by N.

Applicants note the count used in the prior art is 15 count or 15 times during one period of the output signal is considered a large number of times than required during one period of the output signal since a minimum number of time(s) during one period of the output signal can be 1 which is much less than 15. Further, the prior art noise energy produced by the transitions of the modulus control signal is also moved away from a frequency band of the output signal.

Art Unit: 2634

Conclusion

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Young Tse** whose telephone number is **(703) 305-4736**.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Stephen Chin**, can be reached at **(703) 305-4714**.

Any response to this action should be mailed to:

Art Unit: 2634


Commissioner of Patents and Trademarks
Washington, D.C. 20231

or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive,
Arlington, VA., Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding
should be directed to the Technology Center 2600 Customer Service Office whose telephone
number is (703) 306-0377.


Young T. Tse
Primary Examiner
October 5, 2001